IET Computers and Digital Techniques

Papers
(The TQCC of IET Computers and Digital Techniques is 2. The table below lists those papers that are above that threshold based on CrossRef citation counts [max. 250 papers]. The publications cover those that have been published in the past four years, i.e., from 2021-04-01 to 2025-04-01.)
ArticleCitations
SD‐SHO: Security‐dominated finite state machine state assignment technique with a satisfactory level of hardware optimization10
Fast approximation of the top‐k items in data streams using FPGAs8
ActiveGuard: An active intellectual property protection technique for deep neural networks by leveraging adversarial examples as users' fingerprints6
A four‐stage yield optimization technique for analog integrated circuits using optimal computing budget allocation and evolutionary algorithms5
Reconstructing a lightweight security protocol in the radio‐frequency identification systems5
An Efficient RTL Design for a Wearable Brain–Computer Interface4
Evaluation of the Soft Error Assessment Consistency of a JIT‐based Virtual Platform Simulator4
A FPGA Accelerator of Distributed A3C Algorithm with Optimal Resource Deployment3
Design and analysis of a novel fast adder using logical effort method3
Robustness of predictive energy harvesting systems: Analysis and adaptive prediction scaling3
A Configurable Accelerator for CNN‐Based Remote Sensing Object Detection on FPGAs3
Sparse convolutional neural network acceleration with lossless input feature map compression for resource‐constrained systems3
3
3
Research on mapping recognition of arc welding molten pool characterisation and penetration state based on embedded system2
Who is wearing me? TinyDL‐based user recognition in constrained personal devices2
A Fast Fully Parallel Ant Colony Optimization Algorithm Based on CUDA for Solving TSP2
Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP2
EmRep: Energy management relying on state‐of‐charge extrema prediction2
Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture2
Homeland security video surveillance system utilising the internet of video things for smart cities2
0.033720016479492