IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Papers
(The TQCC of IEEE Journal on Emerging and Selected Topics in Circuits and Systems is 8. The table below lists those papers that are above that threshold based on CrossRef citation counts [max. 250 papers]. The publications cover those that have been published in the past four years, i.e., from 2022-01-01 to 2026-01-01.)
ArticleCitations
Table of Contents72
IEEE Journal on Emerging and Selected Topics in Circuits and Systems information for authors62
Do We Need 10 bits? Assessing HEVC Encoders for Energy-Efficient HDR Video Streaming62
IEEE Circuits and Systems Society Information58
WHYPE: A Scale-Out Architecture With Wireless Over-the-Air Majority for Scalable In-Memory Hyperdimensional Computing52
D-NAT: Data-Driven Non-Ideality Aware Training Framework for Fabricated Computing-In-Memory Macros51
A Predictive Approach for Conditional Execution of Memristive Material Implication Stateful Logic Operations46
System-Technology Co-Optimization Methodology for LLM Accelerators With Advanced Packaging46
Generative Refinement for Low Bitrate Image Coding Using Vector Quantized Residual44
Design and Automation for Quantum Computation and Quantum Technologies43
Guest Editorial Unconventional Computing Techniques for Emerging Technology Applications41
Introducing IEEE Collabratec37
Memristor-Based Light-Weight Transformer Circuit Implementation for Speech Recognizing36
Programming Weights to Analog In-Memory Computing Cores by Direct Minimization of the Matrix-Vector Multiplication Error35
AppCiP: Energy-Efficient Approximate Convolution-in-Pixel Scheme for Neural Network Acceleration35
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information34
IEEE Journal on Emerging and Selected Topics in Circuits and Systems information for authors33
IEEE Circuits and Systems Society Information32
CDSTTN: A Data Imputation Method for Cyber-Physical Systems by Causal Dense Spatial–Temporal Transformer Network31
Compact Transverse-Resonance Low-Pass Filter With Wide Stop-Band Rejection Implemented in Gallium Arsenide Technology31
Diffense: Defense Against Backdoor Attacks on Deep Neural Networks With Latent Diffusion29
An Optical Tool to Optimize the Output of a Photonic Integrated Chip Architecture27
Guest Editorial: Integrated Devices, Circuits, and Systems for the 6G Era26
Delta Sigma Modulator-Based Dividers for Accurate and Low Latency Stochastic Computing Systems25
Analysis and Design of a Modular Switched Capacitor Converter With Adjustable Output Voltage in DC Microgrid25
TDC–CiM: Time–to–Digital Converter–Based Resonant Compute–in–Memory for INT8 CNNs with Layer–Optimized SRAM Mapping24
CBP-QSNN: Spiking Neural Networks Quantized Using Constrained Backpropagation24
A Universal Multistable Memristor Feedback Scheme for Designing Multi-scroll/wing Chaotic Systems Without Equilibria24
Stochastic Synchronization of Semi-Markovian Switching Cyber-Physical Impulsive Complex Networks via Dynamic Event-Triggered SMC23
COIN: Communication-Aware In-Memory Acceleration for Graph Convolutional Networks23
Hardware Efficient Successive-Cancellation Polar Decoders Using Approximate Computing22
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information22
Domain-Specific Quantum Architecture Optimization21
Intermittent Fault Diagnosis and Prognosis for Steer-by-Wire System Using Composite Degradation Model21
Mott Memristors and Neuronal Ion Channels: A Qualitative Analysis20
IEEE Circuits and Systems Society Information20
Multi-Tasking Memcapacitive Networks19
Corrections to “Digital implementation of Radial Basis Function Neural Networks Based on Stochastic Computing” [Mar 23 257-269]19
Design of Processing-in-Memory With Triple Computational Path and Sparsity Handling for Energy-Efficient DNN Training19
A 185-to-240 GHz SiGe Power Amplifier Using Non-Zero Base-Impedances for Power Gain and Output Power Optimizations18
GenPolar: Generative AI-Aided Complexity Reduction for Polar SCL Decoding17
Adaptive Two-Range Quantization and Hardware Co-Design for Large Language Model Acceleration17
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information17
F3: An FPGA-Based Transformer Fine-Tuning Accelerator With Flexible Floating Point Format17
Identification of Influential Nodes in Complex Networks With Degree and Average Neighbor Degree16
Real-Time Quality- and Energy-Aware Bitrate Ladder Construction for Live Video Streaming16
FVIFormer: Flow-Guided Global-Local Aggregation Transformer Network for Video Inpainting16
Testing Scalable Bell Inequalities for Quantum Graph States on IBM Quantum Devices16
Generation Method of Multi-Regional Photovoltaic Output Scenarios-Set Using Conditional Generative Adversarial Networks16
Guest Editorial Toward Reliability Enhancement and Smarter Sensing for Emerging Interacting Dynamics in High Renewable Penetrated Power System15
Table of Contents15
IEEE Circuits and Systems Society Information15
Guest Editorial 2.5D/3D Chiplet Circuits and Systems, EDA, Advanced Packaging, and Test—Part I15
Stealing the Invisible: Unveiling Pre-Trained CNN Models through Adversarial Examples and Timing Side-Channels14
A Highly-Scalable Deep-Learning Accelerator With a Cost-Effective Chip-to-Chip Adapter and a C2C-Communication-Aware Scheduler14
Survey on Visual Signal Coding and Processing With Generative Models: Technologies, Standards, and Optimization14
Delay-Constrained GNR Routing With CNT-Via Insertion in Nano-Scale Designs14
Adapting the RACER Architecture to Integrate Improved In-ReRAM Logic Primitives14
A Through Silicon Via (TSV) Architecture of the Bumpless Build Cube (BBCube) for Stacked Memory Devices14
IEEE Journal on Emerging and Selected Topics in Circuits and Systems information for authors14
Adaptive Power Compensation-Based Frequency Regulation Strategy of Wind Turbine System14
Exploring Compute-in-Memory Architecture Granularity for Structured Pruning of Neural Networks14
PAWN: Programmed Analog Weights for Non-Linearity Optimization in Memristor-Based Neuromorphic Computing System14
TechRxiv: Share Your Preprint Research with the World!14
SAFET-HI: Secure Authentication-Based Framework for Encrypted Testing in Heterogeneous Integration13
Hardware-Robust In-RRAM-Computing for Object Detection13
On Fidelity-Oriented Entanglement Distribution for Quantum Switches13
Stochastic Computing Design and Implementation of a Sound Source Localization System13
Guest Editorial Generative Artificial Intelligence Compute: Algorithms, Implementations, and Applications to CAS13
p-Harrow: Optical Logic Synthesis for Efficiency Optimization via Partial Harmonic Mean and Integer Partition12
Adaptive Security Control Against False Data Injection Attacks in Cyber-Physical Systems12
Xbar-Partitioning: A Practical Way for Parasitics and Noise Tolerance in Analog IMC Circuits12
Guest Editorial Circuits and Systems for Industry X.0 Applications11
Stabilization and Non-Weighted L 2 Gain Analysis of Switched Systems With Distributed Delay Under Asynchronous Event-Triggered Control11
Enhancing Image Quality by Reducing Compression Artifacts Using Dynamic Window Swin Transformer11
Systematical Evasion from Learning-based Microarchitectural Attack Detection Tools11
TechRxiv: Share Your Preprint Research with the World!11
TechRxiv: Share Your Preprint Research with the World!11
STT-BNN: A Novel STT-MRAM In-Memory Computing Macro for Binary Neural Networks10
LightRot: A Light-Weighted Rotation Scheme and Architecture for Accurate Low-Bit Large Language Model Inference10
IEEE Journal on Emerging and Selected Topics in Circuits and Systems10
Tempo-CIM: A RRAM Compute-in-Memory Neuromorphic Accelerator With Area-Efficient LIF Neuron and Split-Train-Merged-Inference Algorithm for Edge AI Applications10
End-to-End Acceleration of Generative Models With Runtime Regularized KV Cache Management10
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information10
Parameter Reduction of Kernel-Based Video Frame Interpolation Methods Using Multiple Encoders9
Heterogeneous Integration in Co-Packaged Optics9
Investigating Register Cache Behavior: Implications for CUDA and Tensor Core Workloads on GPUs9
HALO: Communication-Aware Heterogeneous 2.5-D System for Energy-Efficient LLM Execution at Edge9
Depth-First: A Deterministic and Scalable NoC Routing Protocol for 3.5D Packaged Architectures9
Enabling Energy-Efficient In-Memory Computing With Robust Assist-Based Reconfigurable Sense Amplifier in SRAM Array9
A Reconfigurable Spatial Architecture for Energy-Efficient Inception Neural Networks9
Incomplete Information Stochastic Game Theoretic Vulnerability Management for Wide-Area Damping Control Against Cyber Attacks9
EEG-Based Multi-Frequency Multilayer Network for Exploring the Brain State Evolution Underlying Motor Imagery8
Impedance Modeling and Stability Analysis of DFIG Wind Farm With LCC-HVDC Transmission8
Stuck-at-Fault Immunity Enhancement of Memristor-Based Edge AI Systems8
Low Latency Variational Autoencoder on FPGAs8
Metamaterial-Enabled Ultrawideband mmWave Antenna-in-Package Using Heterogeneously-Integrated Silicon IPD and HDI-PCB for B5G/ 6G Applications8
Benchmarking DNN Mapping Methods for the in-Memory Computing Accelerators8
A Stochastic Computing Sigma-Delta Adder Architecture for Efficient Neural Network Design8
A Novel Hypercube-Based Heuristic for Quantum Boolean Circuit Synthesis8
Deep-Learning Based Power System Events Detection Technology Using Spatio-Temporal and Frequency Information8
All-optical AND Logic Gate with High Extinction Ratio for Neural Network Hardware Implementation8
Introducing IEEE Collabratec8
Resilience-Oriented Dynamic Distribution Network With Considering Recovery Ability of Distributed Resources8
Robust-by-Design Silicon Photonic Mach–Zehnder Interferometers under Fabrication Nonuniformities8
BioNN: Bio-Mimetic Neural Networks on Hardware Using Nonlinear Multi-Timescale Mixed-Feedback Control for Neuromodulatory Bursting Rhythms8
Synchronization Stability of the MMC-Connected Wind Farm Under Severe Asymmetrical Faults8
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information8
Design and Analysis of 3D Integrated Folded Ferro-Capacitive Crossbar Array (FC²A) for Brain-Inspired Computing System8
0.078817844390869